


FIG. 3


P W R	C O N	C O N	G E N	G E N	G E N	G E N						G E N	G E N	P W R
			1	1	2	2						n	n	Ъ
a	a	b	a	b	a	b						a	Ъ	
2a	1a	1b	3a ₁	3aa	3b ₁	3ba	2 •	• • •	 • •	• • •	•	 $3n_1$	3ns	2b

FIG. 4



_

e ,



sel data system clock& <u></u> ~36 <u>*</u> T? **∦**S1 Enable"L" 李166 "0" normal "1" alarm first control function circuit module **C4**‡ CLR Fun fail"H" 22a **%** 왏 8 40 first power supply module Fun.fail"I." processor interfacing 101 part read/write first l/4 cycle delay **21a** system CL 田李 reset s/w toush button) C1 = SWI enable address data 55 300 نه 0 **62 63** 0 ಲ IR02 RO

FIG. 6A




FIG. 6B




FIG . 8

